Mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add BIT instruction

Browse source
This commit is contained in:
gdkchan 2018-03-30 16:46:00 -03:00
parent 19b8344568
commit 76ac31add6
2 changed files with 16 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

15
ChocolArm64/Instruction/AInstEmitSimdLogical.cs
View file

@ -33,6 +33,16 @@ namespace ChocolArm64.Instruction
}
public static void Bif_V(AILEmitterCtx Context)
{
EmitBitBif(Context, true);
}
public static void Bit_V(AILEmitterCtx Context)
{
EmitBitBif(Context, false);
}
public static void EmitBitBif(AILEmitterCtx Context, bool NotRm)
{
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
@ -47,6 +57,11 @@ namespace ChocolArm64.Instruction
EmitVectorExtractZx(Context, Op.Rm, Index, Op.Size);
if (NotRm)
{
Context.Emit(OpCodes.Not);
}
Context.Emit(OpCodes.And);
EmitVectorExtractZx(Context, Op.Rd, Index, Op.Size);