T32: Implement ALU (shifted register) instructions (#3135)

Browse source

* T32: Implement ADC, ADD, AND, BIC, CMN, CMP, EOR, MOV, MVN, ORN, ORR, RSB, SBC, SUB, TEQ, TST (shifted register)

* OpCodeTable: Sort T32 list

* Tests: Rename RandomTestCase to PrecomputedThumbTestCase

* T32: Tests for AluRsImm instructions

* fix nit

* fix nit 2

...

This commit is contained in:

merry 2022-02-22 22:11:28 +00:00 • committed by GitHub

parent 0a24aa6af2

commit 7b35ebc64a

No known key found for this signature in database

GPG key ID: 4AEE18F83AFDEB23

11 changed files with 758 additions and 144 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

242

Ryujinx.Tests/Cpu/CpuTestThumb.cs

View file

File diff suppressed because one or more lines are too long