Remove old Tester, update Tests (some reworks). (#400)
* Delete Bits.cs * Delete Integer.cs * Delete Instructions.cs * Delete Pseudocode.cs * Add files via upload * Add mnemonic. * Literals all uppercase. * Nit. * Allow FPSR control. * Allow FPSR control. * Allow FPSR control.
This commit is contained in:
LDj3SNuD
gdkchan
parent
76a3172f17
commit
ca1e37a295
22 changed files with 1354 additions and 15384 deletions
|
|
@ -1,4 +1,4 @@
|
|||
//#define Alu
|
||||
#define Alu
|
||||
|
||||
using ChocolArm64.State;
|
||||
|
||||
|
|
@ -6,334 +6,185 @@ using NUnit.Framework;
|
|||
|
||||
namespace Ryujinx.Tests.Cpu
|
||||
{
|
||||
using Tester;
|
||||
using Tester.Types;
|
||||
|
||||
[Category("Alu"), Ignore("Tested: second half of 2018.")]
|
||||
[Category("Alu")] // Tested: second half of 2018.
|
||||
public sealed class CpuTestAlu : CpuTest
|
||||
{
|
||||
#if Alu
|
||||
[SetUp]
|
||||
public void SetupTester()
|
||||
{
|
||||
AArch64.TakeReset(false);
|
||||
}
|
||||
private const int RndCnt = 2;
|
||||
|
||||
[Test, Description("CLS <Xd>, <Xn>")]
|
||||
[Test, Pairwise, Description("CLS <Xd>, <Xn>")]
|
||||
public void Cls_64bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(256)] ulong Xn)
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn)
|
||||
{
|
||||
uint Opcode = 0xDAC01400; // CLS X0, X0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
ulong _X31 = TestContext.CurrentContext.Random.NextULong();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Xn));
|
||||
Base.Cls(Op[31], Op[9, 5], Op[4, 0]);
|
||||
ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
|
||||
|
||||
Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("CLS <Wd>, <Wn>")]
|
||||
[Test, Pairwise, Description("CLS <Wd>, <Wn>")]
|
||||
public void Cls_32bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x00000000u, 0x7FFFFFFFu,
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(256)] uint Wn)
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn)
|
||||
{
|
||||
uint Opcode = 0x5AC01400; // CLS W0, W0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
uint _W31 = TestContext.CurrentContext.Random.NextUInt();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Wn));
|
||||
Base.Cls(Op[31], Op[9, 5], Op[4, 0]);
|
||||
uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
|
||||
|
||||
Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("CLZ <Xd>, <Xn>")]
|
||||
[Test, Pairwise, Description("CLZ <Xd>, <Xn>")]
|
||||
public void Clz_64bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(256)] ulong Xn)
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn)
|
||||
{
|
||||
uint Opcode = 0xDAC01000; // CLZ X0, X0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
ulong _X31 = TestContext.CurrentContext.Random.NextULong();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Xn));
|
||||
Base.Clz(Op[31], Op[9, 5], Op[4, 0]);
|
||||
ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
|
||||
|
||||
Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("CLZ <Wd>, <Wn>")]
|
||||
[Test, Pairwise, Description("CLZ <Wd>, <Wn>")]
|
||||
public void Clz_32bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x00000000u, 0x7FFFFFFFu,
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(256)] uint Wn)
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn)
|
||||
{
|
||||
uint Opcode = 0x5AC01000; // CLZ W0, W0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
uint _W31 = TestContext.CurrentContext.Random.NextUInt();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Wn));
|
||||
Base.Clz(Op[31], Op[9, 5], Op[4, 0]);
|
||||
uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
|
||||
|
||||
Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("RBIT <Xd>, <Xn>")]
|
||||
[Test, Pairwise, Description("RBIT <Xd>, <Xn>")]
|
||||
public void Rbit_64bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(256)] ulong Xn)
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn)
|
||||
{
|
||||
uint Opcode = 0xDAC00000; // RBIT X0, X0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
ulong _X31 = TestContext.CurrentContext.Random.NextULong();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Xn));
|
||||
Base.Rbit(Op[31], Op[9, 5], Op[4, 0]);
|
||||
ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
|
||||
|
||||
Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("RBIT <Wd>, <Wn>")]
|
||||
[Test, Pairwise, Description("RBIT <Wd>, <Wn>")]
|
||||
public void Rbit_32bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x00000000u, 0x7FFFFFFFu,
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(256)] uint Wn)
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn)
|
||||
{
|
||||
uint Opcode = 0x5AC00000; // RBIT W0, W0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
uint _W31 = TestContext.CurrentContext.Random.NextUInt();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Wn));
|
||||
Base.Rbit(Op[31], Op[9, 5], Op[4, 0]);
|
||||
uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
|
||||
|
||||
Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("REV16 <Xd>, <Xn>")]
|
||||
[Test, Pairwise, Description("REV16 <Xd>, <Xn>")]
|
||||
public void Rev16_64bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(256)] ulong Xn)
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn)
|
||||
{
|
||||
uint Opcode = 0xDAC00400; // REV16 X0, X0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
ulong _X31 = TestContext.CurrentContext.Random.NextULong();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Xn));
|
||||
Base.Rev16(Op[31], Op[9, 5], Op[4, 0]);
|
||||
ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
|
||||
|
||||
Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("REV16 <Wd>, <Wn>")]
|
||||
[Test, Pairwise, Description("REV16 <Wd>, <Wn>")]
|
||||
public void Rev16_32bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x00000000u, 0x7FFFFFFFu,
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(256)] uint Wn)
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn)
|
||||
{
|
||||
uint Opcode = 0x5AC00400; // REV16 W0, W0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
uint _W31 = TestContext.CurrentContext.Random.NextUInt();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Wn));
|
||||
Base.Rev16(Op[31], Op[9, 5], Op[4, 0]);
|
||||
uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
|
||||
|
||||
Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("REV32 <Xd>, <Xn>")]
|
||||
[Test, Pairwise, Description("REV32 <Xd>, <Xn>")]
|
||||
public void Rev32_64bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(256)] ulong Xn)
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn)
|
||||
{
|
||||
uint Opcode = 0xDAC00800; // REV32 X0, X0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
ulong _X31 = TestContext.CurrentContext.Random.NextULong();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Xn));
|
||||
Base.Rev32(Op[31], Op[9, 5], Op[4, 0]);
|
||||
ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
|
||||
|
||||
Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("REV <Wd>, <Wn>")]
|
||||
[Test, Pairwise, Description("REV <Wd>, <Wn>")]
|
||||
public void Rev32_32bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x00000000u, 0x7FFFFFFFu,
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(256)] uint Wn)
|
||||
0x80000000u, 0xFFFFFFFFu)] [Random(RndCnt)] uint Wn)
|
||||
{
|
||||
uint Opcode = 0x5AC00800; // REV W0, W0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
uint _W31 = TestContext.CurrentContext.Random.NextUInt();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Wn, X31: _W31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Wn));
|
||||
Base.Rev32(Op[31], Op[9, 5], Op[4, 0]);
|
||||
uint Wd = AArch64.X(32, (int)Rd).ToUInt32();
|
||||
|
||||
Assert.That((uint)ThreadState.X0, Is.EqualTo(Wd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((uint)ThreadState.X31, Is.EqualTo(_W31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
|
||||
[Test, Description("REV64 <Xd>, <Xn>")]
|
||||
[Test, Pairwise, Description("REV64 <Xd>, <Xn>")]
|
||||
public void Rev64_64bit([Values(0u, 31u)] uint Rd,
|
||||
[Values(1u, 31u)] uint Rn,
|
||||
[Values(0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(256)] ulong Xn)
|
||||
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul)] [Random(RndCnt)] ulong Xn)
|
||||
{
|
||||
uint Opcode = 0xDAC00C00; // REV64 X0, X0
|
||||
Opcode |= ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
||||
|
||||
ulong _X31 = TestContext.CurrentContext.Random.NextULong();
|
||||
|
||||
AThreadState ThreadState = SingleOpcode(Opcode, X1: Xn, X31: _X31);
|
||||
|
||||
if (Rd != 31)
|
||||
{
|
||||
Bits Op = new Bits(Opcode);
|
||||
|
||||
AArch64.X((int)Rn, new Bits(Xn));
|
||||
Base.Rev64(Op[9, 5], Op[4, 0]);
|
||||
ulong Xd = AArch64.X(64, (int)Rd).ToUInt64();
|
||||
|
||||
Assert.That((ulong)ThreadState.X0, Is.EqualTo(Xd));
|
||||
}
|
||||
else
|
||||
{
|
||||
Assert.That((ulong)ThreadState.X31, Is.EqualTo(_X31));
|
||||
}
|
||||
CompareAgainstUnicorn();
|
||||
}
|
||||
#endif
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue