dyncom: Implement SMLAD/SMUAD/SMLSD/SMUSD
This commit is contained in:
parent
092a67cefb
commit
3337b84620
5 changed files with 84 additions and 50 deletions
|
@ -6470,10 +6470,12 @@ L_stm_s_takeabort:
|
|||
|
||||
if (BITS(12, 15) != 15) {
|
||||
state->Reg[rd_idx] += state->Reg[ra_idx];
|
||||
ARMul_AddOverflowQ(state, product1 + product2, state->Reg[ra_idx]);
|
||||
if (ARMul_AddOverflowQ(product1 + product2, state->Reg[ra_idx]))
|
||||
SETQ;
|
||||
}
|
||||
|
||||
ARMul_AddOverflowQ(state, product1, product2);
|
||||
if (ARMul_AddOverflowQ(product1, product2))
|
||||
SETQ;
|
||||
}
|
||||
// SMUSD and SMLSD
|
||||
else {
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue